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a b s t r a c t
The minimum number of NOT gates in a Boolean circuit computing a Boolean function f is
called the inversion complexity of f . In 1958, Markov determined the inversion complexity
of every Boolean function and, in particular, proved that dlog2(n + 1)e NOT gates are
sufficient to compute any Boolean function on n variables. In this paper, we consider
circuits computing non-deterministically and determine the inversion complexity of every
Boolean function. In particular, we prove that one NOT gate is sufficient to compute any
Boolean function in non-deterministic circuits if we can use an arbitrary number of guess
inputs.
© 2009 Elsevier B.V. All rights reserved.
1. Introduction
No superlinear lower bound has been known so far on the size of Boolean circuits computing an explicit Boolean function,
while exponential lower bounds have been known on the size ofmonotone circuits, which consist of only AND and OR gates
and do not include NOT gates [1,4,12]. It is natural to ask: what happens if a limited number of NOT gates are allowed? This
motivates us to study the negation-limited circuit complexity under various scenarios [2,3,5,8,14].
When we consider Boolean circuits with a limited number of NOT gates, there is a basic question: Can a given Boolean
function be computed by a circuit with a limited number of NOT gates? This question was answered by Markov [10] in
1958 and the result plays an important role in the study of the negation-limited circuit complexity. The inversion complexity
of a Boolean function f is the minimum number of NOT gates required to construct a Boolean circuit computing f , and
Markov completely determined the inversion complexity of every Boolean function f . In particular, it has been shown that
dlog2(n+ 1)e NOT gates are sufficient to compute any Boolean function.
In restricted circuits, this situation changes. After more than 30 years from the result of Markov, Santha and Wilson
[13] investigated the inversion complexity in constant depth circuits and showed that, under this restriction dlog2(n + 1)e,
NOT gates are not sufficient to compute a Boolean function. The result has been extended to bounded depth circuits by Sung
and Tanaka [15]. In this paper, we investigate the opposite direction, i.e., whether or not in more powerful circuits the
inversion complexity decreases. We consider circuits computing non-deterministically. Non-deterministic circuits appear
in the definition of NP/poly and are studied in, e.g., [9]. The definition of non-deterministic circuits will be given in Section 2.
We completely determine the inversion complexity of every Boolean function in non-deterministic circuits. In particular,
we prove that one NOT gate is sufficient to compute any Boolean function in non-deterministic circuits if we can use
an arbitrary number of guess inputs. The comparison of deterministic computation and non-deterministic computation
has been studied under various situations, e.g., Turing machines, finite automatons and communication complexity.
Our results can be considered a comparison of the inversion complexity in deterministic circuits and non-deterministic
circuits.
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2. Preliminaries
A circuit is an acyclic Boolean circuit which consists of AND gates of fan-in two, OR gates of fan-in two and NOT gates. The
size of a circuit is the number of AND gates, OR gates and NOT gates in the circuit. A non-deterministic circuit is a circuit with
actual inputs (x1, . . . , xn) ∈ {0, 1}n and some further inputs (y1, . . . , ym) ∈ {0, 1}m called guess inputs. A non-deterministic
circuit computes a Boolean function f as follows: For x ∈ {0, 1}n, f (x) = 1 iff there exists a setting of the guess inputs
{y1, . . . , ym} which makes the circuit output 1. In this paper, we call a circuit without guess inputs a deterministic circuit to
distinguish it from a non-deterministic circuit, andwe call a non-deterministic circuitwhich hasm guess inputs and includes
at most r NOT gates an (m, r) non-deterministic circuit.
Let x and x′ be Boolean vectors in {0, 1}n. x ≤ x′ means xi ≤ x′i for all 1 ≤ i ≤ n. x < x′ means x ≤ x′ and xi < x′i for some
i. A Boolean function f is calledmonotone if f (x) ≤ f (x′)whenever x ≤ x′.
The theorem of Markov [10] is in the following. We denote the inversion complexity of a Boolean function f in
deterministic circuits by I(f ). A chain is an increasing sequence x1 < x2 < · · · < xk of Boolean vectors in {0, 1}n. The
decrease dX (f ) of a Boolean function f on a chain X is the number of indices i such that f (xi) 6≤ f (xi+1). The decrease d(f )
of f is the maximum of dX (f ) over all increasing sequences X . Markov gave the tight bound of the inversion complexity for
every Boolean function.
Theorem 1 (Markov[10]). For every Boolean function f ,
I(f ) = dlog2(d(f )+ 1)e.
In Theorem 1, the Boolean function f can also be a multi-output function.
3. Inversion complexity in non-deterministic circuits
3.1. Result
We denote by Indc(f ,m) the inversion complexity of a Boolean function f in non-deterministic circuits with at most m
guess inputs. We consider only single-output Boolean functions, since non-deterministic circuits are not defined as ones
computing multi-output Boolean functions. We determine Indc(f ,m) for every Boolean function as the following theorem:
Theorem 2. For every Boolean function f ,
Indc(f ,m) = dlog2(d(f )/2m + 1)e.
If we do not consider the number of guess inputs, we obtain the following corollary from Theorem 2.We denote by Indc(f )
the inversion complexity of f in non-deterministic circuits with an arbitrary number of guess inputs.
Corollary 1. For every Boolean function f ,
Indc(f ) =
{
0 if f is monotone;
1 otherwise.
Proof. If f is monotone, then d(f ) = 0 and therefore Indc(f ,m) = 0 for allm.
If f is not monotone, then d(f ) > 0 and therefore Indc(f ,m) > 0 for all m. We substitute dlog2 d(f )e for m, then
Indc(f , d(f )) = 1. 
In the rest of this section, we prove Theorem 2.
3.2. Easy upper bound
Before we prove Theorem 2, we give a simple construction of non-deterministic circuits computing a Boolean function
f , which construction gives
Indc(f ,m) ≤ max{I(f )−m, 0} + 1.
The upper bound of Indc(f ,m) above is at most 1 larger than the one of Theorem 2. The construction and the proof sketch
are as follows.
By Theorem 1, for every Boolean function f , there is a deterministic circuit C which computes f and includes I(f ) NOT
gates N1, . . . ,NI(f ). Let ik and ok be the input and the output of Nk respectively for 1 ≤ k ≤ I(f ). Let z be the output of C . We
construct the (m,max{I(f ) − m, 0} + 1) non-deterministic circuit C ′ computing f from C as follows. See Fig. 1. Intuitively
speaking,m guess inputs are used to guess the outputs ofm NOT gates and one additional NOT gate is needed to guarantee
correctness of the guess.
1. Remove Nk in C for 1 ≤ k ≤ m.
2. Prepare one NOT gate N and guess inputs y1, y2, . . . , ym.
3. Connect yk to all gates which were connected from the output of Nk for 1 ≤ k ≤ m. Thus now, ok = yk.
4. Compute z ∧ (∧mk=1(ik ∨ yk)) ∧ (¬ ∨mk=1 (ik ∧ yk)) as the output of C ′.
If ik = yk = 0 for some k, then (∧mk=1(ik ∨ yk)) = 0. If ik = yk = 1 for some k, then (¬ ∨mk=1 (ik ∧ yk)) = 0. Therefore
the output of C ′ depends only on the case with ik = ¬yk for all 1 ≤ k ≤ m. In this case, z = f since ok = yk = ¬ik for all
1 ≤ k ≤ m.
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Fig. 1. A simple construction. (Actually, the gates with more than two fan-in in the figure consist of some gates with two fan-in.)
3.3. Tight upper bound
We prove Indc(f ,m) ≤ dlog2(d(f )/2m + 1)e. In the simple construction mentioned above, we use one NOT gate N only
for guaranteeing that the guess inputs satisfy the condition we hope. In the following proof, for the guarantee we do not use
one new NOT gate, but we reuse the other NOT gates.
Proof (The Upper Bound of Indc(f ,m)). We use induction onm.
Base:m = 0. A non-deterministic circuit with no guess input is a deterministic circuit. Therefore by Theorem 1,
Indc(f , 0) = dlog2(d(f )+ 1)e.
Induction step: Suppose
Indc(f ,m′) ≤ dlog2(d(f )/2m′ + 1)e
for allm′ ≤ m− 1.
First we separate f to three functions f1, f2 and f3 so that f1 ∨ f2 ∨ f3 = f as follows. See Fig. 2. Let S1 be the set of all
vectors x ∈ {0, 1}n such that for every chain X starting with x,
dX (f ) = 0 and f (x) = 1.
Let S2 be the set of all vectors x ∈ {0, 1}n such that x 6∈ S1 and for every chain X starting with x,
dX (f ) ≤ dd(f )/2e.
Let S3 be the set of all vectors x ∈ {0, 1}n such that x 6∈ S1 ∪ S2. For i = 1, 2, 3, we define fi as follows:
fi(x) =
{
f (x) if x ∈ Si;
0 otherwise.
We define ft as follows:
ft(x) =
{
1 if x ∈ S1 ∪ S2;
0 otherwise.
Since f2 = 0 outside of S2 and S2 does not include any vector x ∈ {0, 1}n such that for a chain X starting with x,
dX (f ) > dd(f )/2e,
d(f2) ≤ dd(f )/2e.
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Fig. 2. The separation of f .
Next we show that
d(f3) ≤ bd(f )/2c.
We assume that d(f3) > bd(f )/2c. Since f3 = 0 outside of S3, there is a chain X1 ending in a vector x ∈ S3 and such that
dX1(f ) > bd(f )/2c − 1. Since x is not in S2, there is a chain X2 starting with x and such that dX2(f ) ≥ dd(f )/2e + 1. Let X ′ be
the chain which is obtained by connecting X1 and X2. Then,
dX ′(f ) = dX1(f )+ dX2(f )
> (bd(f )/2c − 1)+ (dd(f )/2e + 1) = d(f ).
Thus a contradiction happens.
Let r = dlog2(dd(f )/2e/2m−1 + 1)e. By the supposition, there are (m − 1, r) non-deterministic circuits C2 and C3
computing f2 and f3 respectively. Let Njk be the kth NOT gate from the input side in Cj for j = 2, 3 and 1 ≤ k ≤ r . More
precisely, we choose each number k so that there is no path from the output of Njk to the input of Njk′ if k′ ≤ k. Let ijk and
ojk be the input and the output of Njk respectively. If Njk does not exist, then we define ijk = 0. Let zj be the output of Cj for
j = 2, 3. Since f1 and ft are monotone functions by the definition, there are deterministic circuits C1 and Ct which include no
NOT gate and compute f1 and ft respectively.We construct the (m, r) non-deterministic circuit C computing f from C1, C2, C3
and Ct as follows. See Fig. 3. In the figure, C1 and Ct are omitted.
1. Remove all NOT gates in C2 and C3.
2. Prepare r NOT gates N1,N2, . . . ,Nr and a new guess input ym.
3. Connect (i2k ∧ ft) ∨ (i3k ∧ ym) ∨ (ft ∧ ym) to the input of Nk for 1 ≤ k ≤ r .
4. Connect the output of Nk to all gates which were connected from the output of N2k or N3k for 1 ≤ k ≤ r . Thus now,
o2k = o3k = ¬((i2k ∧ ft) ∨ (i3k ∧ ym) ∨ (ft ∧ ym)).
5. Compute (z2 ∧ ft) ∨ (z3 ∧ ym) ∨ f1 as the output of C .
Although C has connections between the gates of C2 and the gates of C3, C has no loop, since if there is a path of an order
ij1k1 , oj2k2 , ij3k3 , oj4k4 , then k1 ≤ k2 ≤ k3 ≤ k4. We show that C computes f for each of the following three cases.
Case 1: The input x is in S1.
By the definition of S1, f (x) = 1 for all x ∈ S1. Since f1(x) = 1 for all x ∈ S1, the output of C is
(z2 ∧ ft) ∨ (z3 ∧ ym) ∨ f1 = 1
for arbitrary y1, . . . , ym. Thus C computes f (x) for all x ∈ S1.
Case 2: The input x is in S2.
By the definition, ft(x) = 1 and f1(x) = 0 for all x ∈ S2. If ym = 1, then we can show that the output of C is 0 as follows.
Since ft(x) = 1 and ym = 1,
o2k = o3k = ¬((i2k ∧ ft) ∨ (i3k ∧ ym) ∨ (ft ∧ ym)) = 0.
Then, by the following lemma, we can show that the output of C is 0.
Lemma 1. For each j = 2, 3, if ojk = 0 for all 1 ≤ k ≤ r, then zj = 0 for any inputs x1, x2, . . . , xn, y1, y2, . . . , ym−1.
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Fig. 3. The (m, r) non-deterministic circuit computing f . (The subcircuits computing f1(x) and ft (x) are omitted.)
Proof. We use that fj(1, 1, . . . , 1) = 0, which is proved as follows. If f (1, 1, . . . , 1) = 0, then fj(1, 1, . . . , 1) = 0
since fj is defined as f or 0. If f (1, 1, . . . , 1) = 1, then (1, 1, . . . , 1) is included in S1 and is not included in Sj. Therefore
fj(1, 1, . . . , 1) = 0.
We assume that there are x = (x1, x2, . . . , xn) and y = (y1, y2, . . . , ym−1) such that zj = 1. On the other hand, we
consider the original Cj, i.e., Cj before the construction of C . Since fj(1, 1, . . . , 1) = 0, if the inputs of Cj are x′ = (1, 1, . . . , 1)
and y, then zj = 0. (The output of NOT gates may be 0 and may be 1.) These two cases include a contradiction since zj is
computed by only AND gates and OR gates from x1, x2, . . . , xn and y1, y2, . . . , ym−1 and oj1, oj2, . . . , ojr . 
Therefore the output of C depends only on the case with ym = 0. The output of C is
(z2 ∧ ft) ∨ (z3 ∧ ym) ∨ f1 = z2.
Since
o2k = ¬((i2k ∧ ft) ∨ (i3k ∧ ym) ∨ (ft ∧ ym))
= ¬i2k,
the output of C is z2 = f2 = f for all x ∈ S2.
Case 3: The input x is in S3.
By the definition, ft(x) = 0 and f1(x) = 0 for all x ∈ S3. If ym = 0, then the output of C is
(z2 ∧ ft) ∨ (z3 ∧ ym) ∨ f1 = 0.
Therefore the output of C depends only on the case with ym = 1. Then the output of C is
(z2 ∧ ft) ∨ (z3 ∧ ym) ∨ f1 = z3.
Since
o3k = ¬((i2k ∧ ft) ∨ (i3k ∧ ym) ∨ (ft ∧ ym))
= ¬i3k,
the output of C is z3 = f3 = f for all x ∈ S3.
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Thus C is an (m, r) non-deterministic circuit computing f . The number of NOT gates in C is at most r . If d(f ) is an even
number, then
r = dlog2(dd(f )/2e/2m−1 + 1)e
= dlog2(d(f )/2m + 1)e.
If d(f ) is an odd number, then
r = dlog2(dd(f )/2e/2m−1 + 1)e
= dlog2((d(f )+ 1)/2m + 1)e
= dlog2((d(f )+ 1+ 2m)/2m)e
= dlog2(d(f )+ 2m + 1)e −m
= dlog2(d(f )+ 2m)e −m
= dlog2(d(f )/2m + 1)e.
Therefore
Indc(f ,m) ≤ dlog2(d(f )/2m + 1)e. 
3.4. Lower bound
We prove Indc(f ,m) ≥ dlog2(d(f )/2m + 1)e. We denote the output of a circuit C given an input x and a guess input y by
C(x, y).
Proof (The Lower Bound of Indc(f ,m)). We use induction onm.
Base:m = 0. A non-deterministic circuit with no guess input is a deterministic circuit. Therefore by Theorem 1,
Indc(f , 0) = dlog2(d(f )+ 1)e.
Induction step: Suppose
Indc(f ,m′) ≥ dlog2(d(f )/2m′ + 1)e
for all m′ ≤ m − 1. Let C be an (m, r) non-deterministic circuit computing a Boolean function f . Let X be an increasing
sequence x1 < x2 < · · · < xk of Boolean vectors in {0, 1}n such that dX (f ) = d(f ). In other words, we focus on one of
the increasing sequences on which the decrease of f is the maximum. For all i such that f (xi) 6≤ f (xi+1), f (xi) = 1 and
f (xi+1) = 0. Since C is a non-deterministic circuit, C given xi outputs 1 for some guess input, and C given xi+1 outputs 0 for
all guess inputs. Let yi ∈ {0, 1}m be a setting to guess inputs of the circuit such that C(xi, yi) = 1 for each i. If yim = 0 for
at least half of yi’s, then we fix the last guess input ym of C to 0; otherwise, we fix ym to 1. Let C ′ be the obtained (m− 1, r)
non-deterministic circuit. C ′ computes 1 for at least dd(f )/2e xi’s and computes 0 for all xi+1’s. Let f ′ be a Boolean function
computed by C ′. Then d(f ′) ≥ dX (f ′) ≥ dd(f )/2e. By the supposition,
r ≥ Indc(f ′,m− 1)
≥ dlog2(d(f ′)/2m−1 + 1)e
≥ dlog2(dd(f )/2e/2m−1 + 1)e
≥ dlog2(d(f )/2m + 1)e. 
4. Concluding remarks
In this paper we completely determined the inversion complexity of every Boolean function in non-deterministic
circuits. In particular, we proved that one NOT gate is sufficient to compute any Boolean function, which means that non-
deterministic computation can reduce the number of required NOT gates to compute an arbitrary Boolean function from
dlog2(n+ 1)e to 1 in the comparison of Theorem 1. Another interesting computation is probabilistic computation. No result
is known for the inversion complexity in probabilistic circuits. Formore about probabilistic circuits, see, e.g., Chap. 12 of [16].
Finally, we note that our construction in Section 3.2 implies a relation about the size of non-deterministic circuits and
negation-limited non-deterministic circuits. The relation corresponds to the known relations in deterministic circuits [5–7,
11]. We denote by sizendc(f ) the size of the smallest non-deterministic circuit computing a function f (with an arbitrary
number of guess inputs) and denote by sizendcr (f ) the size of the smallest non-deterministic circuit computing f with at most
r NOT gates. By a similar construction to the one in Section 3.2, we can prove the following theorem. Note that two AND
gates and two OR gates are added for each Nk in the construction.
Theorem 3. For every Boolean function f ,
sizendc1 (f ) ≤ 4sizendc(f ).
By Theorem 3, if there is a non-deterministic circuit which computes f and has polynomial size, then there is a non-
deterministic circuit which computes f and has polynomial size and at most one NOT gate.
3994 H. Morizumi / Theoretical Computer Science 410 (2009) 3988–3994
Acknowledgment
I would like to thank anonymous referees of an early version of this paper, in which the main result was Corollary 1 of
this paper. Two of the referees pointed out that the problem could be extended to one which has a consideration of the
number of guess inputs. I especially thank one of the referees who pointed out that the result in the early version could be
extended to the one in Section 3.2.
References
[1] N. Alon, R.B. Boppana, The monotone circuit complexity of Boolean functions, Combinatorica 7 (1) (1987) 1–22.
[2] K. Amano, A. Maruoka, A superpolynomial lower bound for a circuit computing the clique function with at most (1/6) log log n negation gates, SIAM
J. Comput. 35 (1) (2005) 201–216.
[3] K. Amano, A. Maruoka, J. Tarui, On the negation-limited circuit complexity of merging, Discrete Appl. Math. 126 (1) (2003) 3–8.
[4] A.E. Andreev, On amethod for obtaining lower bounds for the complexity of individualmonotone functions, Sov.Math. Doklady 31 (3) (1985) 530–534.
[5] R. Beals, T. Nishino, K. Tanaka, On the complexity of negation-limited Boolean networks, SIAM J. Comput. 27 (5) (1998) 1334–1347.
[6] M.J. Fischer, The complexity of negation-limited networks — A brief survey, in: Automata Theory and Formal Languages (2nd GI Conference), in: LNCS,
vol. 33, 1975, pp. 71–82.
[7] M.J. Fischer, Lectures on network complexity, Technical Report 1104, CS Department, Yale University, 1974 (revised 1996).
[8] S. Jukna, On the minimum number of negations leading to super-polynomial savings, Inform. Process. Lett. 89 (2) (2004) 71–74.
[9] M. Karchmer, A. Wigderson, Characterizing non-deterministic circuit size, in: Proc. of 25th STOC, 1993, pp. 532–540.
[10] A.A. Markov, On the inversion complexity of a system of functions, J. ACM 5 (4) (1958) 331–334.
[11] H. Morizumi, G. Suzuki, Negation-limited inverters of linear size, in: Proc. of 19th ISAAC, in: LNCS, vol. 5369, 2008, pp. 605–614.
[12] A.A. Razborov, Lower bounds on the monotone complexity of some Boolean functions, Sov. Math. Doklady 31 (1985) 354–357.
[13] M. Santha, C. Wilson, Limiting negations in constant depth circuits, SIAM J. Comput. 22 (2) (1993) 294–302.
[14] S. Sung, K. Tanaka, An exponential gap with the removal of one negation gate, Inform. Process. Lett. 82 (3) (2002) 155–157.
[15] S. Sung, K. Tanaka, Limiting negations in bounded-depth circuits: An extension of Markov’s theorem, in: Proc. of 14th ISAAC, in: LNCS, vol. 2906, 2003,
pp. 108–116.
[16] I. Wegener, The Complexity of Boolean Functions, Teubner/Wiley, 1987.
